Invention Grant
US08050375B2 Digital phase locked loop with integer channel mitigation 有权
数字锁相环,整数通道缓解

Digital phase locked loop with integer channel mitigation
Abstract:
An embodiment of the present invention provides a phase locked loop that operates on clock signals derived from an RF clock signal generated by the phase locked loop. A frequency reference input provides a reference clock. A controllable oscillator generates the RF clock signal with a plurality of phases. A switch is coupled to receive the RF clock, and is operative to select one of the plurality of phases. A phase detection circuit is coupled to the switch and is operable to receive a selected phase and to provide digital phase error samples indicative of a time difference between the reference clock and the selected phase.
Public/Granted literature
Information query
Patent Agency Ranking
0/0