Invention Grant
US08050781B2 Systems and methods for ASIC power consumption reduction 有权
降低ASIC功耗的系统和方法

Systems and methods for ASIC power consumption reduction
Abstract:
Embodiments of the present invention are directed to dynamically measuring the speed of a circuit and modifying the operating voltage of the circuit based on the measured speed, in order to minimize the power being used while still ensuring proper operation of the circuit. Consequently, circuits of higher inherent speeds may have their voltages decreased (thus decreasing their actual speeds), while circuits of lower speeds may have their voltages increased, or kept the same. Thus, the resulting speeds of all circuits may be kept within a limited range to ensure proper operation. In addition, the power dissipated of circuits of higher speeds may be decreased.
Public/Granted literature
Information query
Patent Agency Ranking
0/0