Invention Grant
US08053307B2 Method of fabricating semiconductor device with cell epitaxial layers partially overlap buried cell gate electrode
有权
制造具有电池外延层的半导体器件的方法部分地覆盖埋电池栅电极
- Patent Title: Method of fabricating semiconductor device with cell epitaxial layers partially overlap buried cell gate electrode
- Patent Title (中): 制造具有电池外延层的半导体器件的方法部分地覆盖埋电池栅电极
-
Application No.: US12662393Application Date: 2010-04-14
-
Publication No.: US08053307B2Publication Date: 2011-11-08
- Inventor: Hyeoung-Won Seo , Jae-Man Yoon , Kang-Yoon Lee , Bong-Soo Kim
- Applicant: Hyeoung-Won Seo , Jae-Man Yoon , Kang-Yoon Lee , Bong-Soo Kim
- Applicant Address: KR Gyeonggi-do
- Assignee: Samsung Electronics Co., Ltd.
- Current Assignee: Samsung Electronics Co., Ltd.
- Current Assignee Address: KR Gyeonggi-do
- Agency: Harness, Dickey & Pierce, P.L.C.
- Priority: KR10-2006-0052137 20060609
- Main IPC: H01L21/8234
- IPC: H01L21/8234

Abstract:
A semiconductor device may include a substrate having a cell active region. A cell gate electrode may be formed in the cell active region. A cell gate capping layer may be formed on the cell gate electrode. At least two cell epitaxial layers may be formed on the cell active region. One of the at least two cell epitaxial layers may extend to one end of the cell gate capping layer and another one of the at least two cell epitaxial layers may extend to an opposite end of the cell gate capping layer. Cell impurity regions may be disposed in the cell active region. The cell impurity regions may correspond to a respective one of the at least two cell epitaxial layers.
Public/Granted literature
- US20100267210A1 Semiconductor device and method of fabricating the same Public/Granted day:2010-10-21
Information query
IPC分类: