Invention Grant
US08053315B2 Method to manufacture split gate with high density plasma oxide layer as inter-polysilicon insulation layer
有权
用高密度等离子体氧化物层制造分裂栅的多晶硅绝缘层的方法
- Patent Title: Method to manufacture split gate with high density plasma oxide layer as inter-polysilicon insulation layer
- Patent Title (中): 用高密度等离子体氧化物层制造分裂栅的多晶硅绝缘层的方法
-
Application No.: US12589045Application Date: 2009-10-16
-
Publication No.: US08053315B2Publication Date: 2011-11-08
- Inventor: Sung-Shan Tai , Yong-Zhong Hu , François Hébert , Hong Chang , Mengyu Pan , Yingying Lou , Yu Wang
- Applicant: Sung-Shan Tai , Yong-Zhong Hu , François Hébert , Hong Chang , Mengyu Pan , Yingying Lou , Yu Wang
- Applicant Address: BM
- Assignee: Alpha & Omega Semiconductor, LTD
- Current Assignee: Alpha & Omega Semiconductor, LTD
- Current Assignee Address: BM
- Agent Bo-In Lin
- Main IPC: H01L21/336
- IPC: H01L21/336

Abstract:
This invention discloses a method of manufacturing a trenched semiconductor power device with split gate filling a trench opened in a semiconductor substrate wherein the split gate is separated by an inter-poly insulation layer disposed between a top and a bottom gate segments. The method further includes a step of forming the inter-poly layer by applying a RTP process after a HDP oxide deposition process to bring an etch rate of the HDP oxide layer close to an etch rate of a thermal oxide.
Public/Granted literature
Information query
IPC分类: