Invention Grant
US08082475B2 Enhanced microprocessor interconnect with bit shadowing 有权
增强的微处理器互连与位阴影

Enhanced microprocessor interconnect with bit shadowing
Abstract:
Shadow selection logic is used to select a driver bit position as a shadowed driver value, and line drivers to transmit data for the selected driver bit position and the shadowed driver value on separate link segments of a bus. In addition shadow compare logic is used to compare a selected received value with a shadowed received value from the bus and identify a miscompare in response to a mismatch of the compare, and shadow counters to count a rate of the miscompare relative to a bus error rate over a period of time. A defective link segment is identified in response to the rate of the miscompare within a predefined threshold of the bus error rate.
Public/Granted literature
Information query
Patent Agency Ranking
0/0