Invention Grant
US08090928B2 Methods and apparatus for processing scalar and vector instructions 有权
用于处理标量和向量指令的方法和装置

Methods and apparatus for processing scalar and vector instructions
Abstract:
In one embodiment of the present invention, a processor includes a scalar computation unit; a vector co-processor coupled to the scalar computation unit; and one or more function-specific engines coupled to the scalar computation unit, where the engines are adapted to minimize data exchange penalties by processing small in-out bit slices.
Public/Granted literature
Information query
Patent Agency Ranking
0/0