Invention Grant
US08091000B2 Disabling portions of memory with defects 有权
禁用存在缺陷的部分

Disabling portions of memory with defects
Abstract:
An apparatus and methods are disclosed herein for identifying and avoiding attempts to access a defective portion of memory. Errors associated with portions of memory, such as a cache memory, are tracked over time enabling detection of both hard and erratic errors. Based on the number of errors tracked over time for a portion of memory, it is determined if the portion of memory is defective. In response to determining portion of memory is defective, the portion of memory is disabled. The portion of memory may be flushed and moved before being disable. Additionally, disabling the portion of memory may be conditioned upon determining if it is allowable to disable the portion of memory.
Public/Granted literature
Information query
Patent Agency Ranking
0/0