Invention Grant
- Patent Title: Integrated single spice deck sensitization for gate level tools
- Patent Title (中): 综合单一香料甲板敏化门级工具
-
Application No.: US12166630Application Date: 2008-07-02
-
Publication No.: US08091049B2Publication Date: 2012-01-03
- Inventor: Jindrich Zejda , Narender Hanchate , Rupesh Nayak , Li Ding
- Applicant: Jindrich Zejda , Narender Hanchate , Rupesh Nayak , Li Ding
- Applicant Address: US CA Mountain View
- Assignee: Synopsys, Inc.
- Current Assignee: Synopsys, Inc.
- Current Assignee Address: US CA Mountain View
- Agency: Park, Vaughan, Fleming & Dowler LLP
- Agent Laxman Sahasrabuddhe
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
One embodiment of the present invention provides systems and techniques for generating a transistor-level description of a subcircuit. A user may want to simulate a subcircuit in a circuit using a transistor-level simulator, and one or more cells in the subcircuit may need to be sensitized so that the cells are in a desired state when the subcircuit is simulated. An embodiment modifies the subcircuit by inserting analog switches in front of the cells that need to be sensitized, so that the analog switches can be used to apply a sensitization sequence to the cells during the transistor-level simulation. The embodiment can then generate a transistor-level description of the modified subcircuit. Next, the transistor-level description of the subcircuit can be stored, thereby enabling the transistor-level simulator to simulate the subcircuit.
Public/Granted literature
- US20100005429A1 INTEGRATED SINGLE SPICE DECK SENSITIZATION FOR GATE LEVEL TOOLS Public/Granted day:2010-01-07
Information query