Invention Grant
- Patent Title: Manufacturing method of semiconductor device
- Patent Title (中): 半导体器件的制造方法
-
Application No.: US11808650Application Date: 2007-06-12
-
Publication No.: US08092703B2Publication Date: 2012-01-10
- Inventor: Takeo Ishibashi , Kazumasa Yonekura , Masahiro Tadokoro , Kazunori Yoshikawa , Yoshiharu Ono
- Applicant: Takeo Ishibashi , Kazumasa Yonekura , Masahiro Tadokoro , Kazunori Yoshikawa , Yoshiharu Ono
- Applicant Address: JP Kanagawa
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kanagawa
- Agency: McDermott Will & Emery LLP
- Priority: JP2006-162226 20060612
- Main IPC: C03C15/00
- IPC: C03C15/00 ; C03C25/68 ; C23F1/00 ; H01L21/302 ; H01L21/461

Abstract:
It is an object of the present invention to provide a method of manufacturing a semiconductor device that reduces the deterioration in processed configuration and the pattern roughness of a film to be processed, and is close to the original design and applicable to a dual damascene step and the like. The manufacturing method comprises a processing mask layer forming step of forming a processing mask layer (a lower organic film and a middle layer) comprising at least one film, and hardening treatment for at least one film of the processing mask layer by applying a film and heat hardening treatment; a processing mask layer etching step of applying a resist film for exposure to the processing mask layer, exposing and developing it to form a resist pattern, and etching the processing mask layer using the resist pattern as a mask; and a film to be processed etching step of etching the film to be processed using the pattern of the processing mask layer formed at the processing mask layer etching step as a mask.
Public/Granted literature
- US20070287298A1 Manufacturing method of semiconductor device Public/Granted day:2007-12-13
Information query