Invention Grant
US08095800B2 Secure configuration of programmable logic device 有权
可编程逻辑器件的安全配置

Secure configuration of programmable logic device
Abstract:
A cryptographic system (100) and methodology executable within the cryptographic system (100) enable the use of a programmable logic device PLD (108) in a single chip cryptographic design flow for secure cryptographic services. Methodology for secure configuration of the PLD (108) within a cryptographic system 100 entails secure configuration and authentication (202), functional verification (204), configuration key reload capability (206), traffic key load capability (208) using a split key technique, isolation between command and key fill domains for secure key fill (210) of key material, redundant system instantiation (212), and high speed comparison for secure operation.
Public/Granted literature
Information query
Patent Agency Ranking
0/0