Invention Grant
US08095920B2 Post-pass binary adaptation for software-based speculative precomputation
有权
用于基于软件的投机预计算的后通二进制适配
- Patent Title: Post-pass binary adaptation for software-based speculative precomputation
- Patent Title (中): 用于基于软件的投机预计算的后通二进制适配
-
Application No.: US10245548Application Date: 2002-09-17
-
Publication No.: US08095920B2Publication Date: 2012-01-10
- Inventor: Steve Shih-wei Liao , Perry H. Wang , Hong Wang , Gerolf F. Hoflehner , Daniel M. Lavery , John P. Shen
- Applicant: Steve Shih-wei Liao , Perry H. Wang , Hong Wang , Gerolf F. Hoflehner , Daniel M. Lavery , John P. Shen
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agent Shireen Irani Bacon
- Main IPC: G06F9/44
- IPC: G06F9/44
Abstract:
The latencies associated with cache misses or other long-latency instructions in a main thread are decreased through the use of a simultaneous helper thread. The helper thread is a speculative prefetch thread to perform a memory prefetch for the main thread. The instructions for the helper thread are dynamically incorporated into the main thread binary during post-pass operation of a compiler.
Public/Granted literature
- US20040054990A1 Post-pass binary adaptation for software-based speculative precomputation Public/Granted day:2004-03-18
Information query
