Invention Grant
US08099698B2 Verification test failure analysis 有权
验证测试失败分析

Verification test failure analysis
Abstract:
Methods and apparatuses are provided that allow for efficient analysis of a graph describing tests, elements of a device design and test results. In various implementations of the invention, a relationship between the elements of a device design, and test results is performed. An entropy value is determined for each corresponding element based upon the test results. The entropy value may assist test engineers in identifying the elements of the device design needing redesign.
Public/Granted literature
Information query
Patent Agency Ranking
0/0