Invention Grant
US08106678B2 Semiconductor integrated circuits with power reduction mechanism 失效
半导体集成电路具有功率降低机制

Semiconductor integrated circuits with power reduction mechanism
Abstract:
A semiconductor device including first and second power lines, and first and second circuit blocks coupled between the power lines. A first switching element is inserted between the first circuit block and at least one of the power lines and a second switching element is inserted between the second circuit block and at least one of the power lines. The first switching element is rendered conductive to allow the first circuit block to receive the power voltage through the first and second power lines while the second switching element is rendered nonconductive to prevent the second circuit block from receiving the power voltage through the first and second power lines, so that a leakage current flowing through the second circuit is suppressed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0