Invention Grant
- Patent Title: Stepping motor control circuit and analog electronic timepiece
- Patent Title (中): 步进电机控制电路和模拟电子表
-
Application No.: US12456332Application Date: 2009-06-15
-
Publication No.: US08111033B2Publication Date: 2012-02-07
- Inventor: Kenji Ogasawara , Hiroyuki Masaki , Akira Takakura , Saburo Manaka , Keishi Honmura , Kazumi Sakumoto , Kazuo Kato , Takanori Hasegawa , Kosuke Yamamoto
- Applicant: Kenji Ogasawara , Hiroyuki Masaki , Akira Takakura , Saburo Manaka , Keishi Honmura , Kazumi Sakumoto , Kazuo Kato , Takanori Hasegawa , Kosuke Yamamoto
- Applicant Address: JP
- Assignee: Seiko Instruments Inc.
- Current Assignee: Seiko Instruments Inc.
- Current Assignee Address: JP
- Agency: Adams & Wilks
- Priority: JP2008-157529 20080617; JP2008-157530 20080617; JP2008-157531 20080617; JP2009-090211 20090402
- Main IPC: H02P8/38
- IPC: H02P8/38 ; G04B19/04

Abstract:
The present invention aims to prevent a nonrotation state from being brought about even when a drive allowance is changed by variations in a stepping motor or the like. A pulse down counter circuit outputs pulse down control signal for subjecting main drive pulse to control pulse down when time is counted for a predetermined time period. When a detecting signal exceeding a reference threshold voltage detected by a rotation detecting circuit is detected at a first detection section at start of a rotation detecting time period, a control circuit resets the pulse down counter circuit. Thereby, a main drive pulse generating circuit is not subjected to control pulse down by the pulse down counter circuit, and therefore, it is prevented that the main drive pulse is subjected to pulse down unnecessarily.
Public/Granted literature
- US20090316535A1 Stepping motor control circuit and analog electronic timepiece Public/Granted day:2009-12-24
Information query