Invention Grant
US08111901B2 Apparatus and method for separating a circuit pattern into multiple circuit patterns 有权
将电路图案分离为多个电路图案的装置和方法

Apparatus and method for separating a circuit pattern into multiple circuit patterns
Abstract:
A method for separating an original circuit pattern to be printed on a wafer, into multiple circuit patterns is disclosed. Simulation to obtain an image log-slope (ILS), normalized image log-slope (NILS), or any other characteristic of an image quality on edges of polygons in the circuit pattern obtained from circuit pattern data is performed. Properly printed edges and not-properly printed edges are identified according to a criterion of an ILS level. The original circuit pattern is separated into multiple circuit patterns such that each of the multiple patterns does not have any not-properly printed edges.
Information query
Patent Agency Ranking
0/0