Invention Grant
- Patent Title: Digital-analog conversion circuit and output data correction method of the same
- Patent Title (中): 数模转换电路和输出数据校正方法相同
-
Application No.: US12585380Application Date: 2009-09-14
-
Publication No.: US08120517B2Publication Date: 2012-02-21
- Inventor: Wataru Saito
- Applicant: Wataru Saito
- Applicant Address: JP Kawasaki-shi, Kanagawa
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kawasaki-shi, Kanagawa
- Agency: McGinn Intellectual Property Law Group, PLLC
- Priority: JP2008-263698 20081010
- Main IPC: H03M1/10
- IPC: H03M1/10

Abstract:
A digital-analog conversion circuit includes a correction unit that adds a correction bit to a lower-order bit of externally input first digital input data and outputs second digital input data, and a conversion unit that receives the second digital input data and outputs an analog value, and the correction unit generates the second digital input data by manipulating data of a lower-order bit of the second digital input data around a point at which an error between the analog value and an expected value set for the first digital input data becomes larger than a preset value.
Public/Granted literature
- US20100090874A1 Digital-Analog conversion circuit and output data correction method of the same Public/Granted day:2010-04-15
Information query