Invention Grant
US08122316B2 Error detector and error detection method 有权
误差检测器和误差检测方法

Error detector and error detection method
Abstract:
An error detector has a parity bit generator which generates error detection data for data strings sent from a CPU I/F to a memory, a parity checker which detects an error in the data strings output from the memory based on the error detection data, and a selector circuit which switchingly outputs the data from the parity bit generator and the data from a CPU which sends diagnostic data. While the selector circuit is switched to output the data from the CPU, based on the error detection data output from the selector circuit, the error detector conducts a failure diagnosis of error detection functions including at least one of the parity bit generator and the parity checker.
Public/Granted literature
Information query
Patent Agency Ranking
0/0