Invention Grant
US08125830B2 Area-efficient electrically erasable programmable memory cell 有权
区域高效的电可擦可编程存储单元

Area-efficient electrically erasable programmable memory cell
Abstract:
Electrically erasable programmable “read-only” memory (EEPROM) cells in an integrated circuit, and formed by a single polysilicon level. The EEPROM cell consists of a coupling capacitor and a combined read transistor and tunneling capacitor. The capacitance of the coupling capacitor is much larger than that of the tunneling capacitor. In one embodiment, field oxide isolation structures isolate the devices from one another; a lightly-doped region at the source of the read transistor improves breakdown voltage performance. In another embodiment, trench isolation structures and a buried oxide layer surround the well regions at which the coupling capacitor and combined read transistor and tunneling capacitor are formed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0