Invention Grant
US08129229B1 Method of manufacturing semiconductor package containing flip-chip arrangement 有权
制造包含倒装芯片布置的半导体封装的方法

Method of manufacturing semiconductor package containing flip-chip arrangement
Abstract:
A metal leadframe to be used in manufacturing a “flip-chip” type semiconductor package is treated to form a metal plated layer in an area to be contacted by a solder ball or bump on the chip. The leadframe is then process further to form an oxide or organometallic layer around the metal plated layer. Pretreating the leadframe in this manner prevents the solder from spreading out during reflow and maintains a good standoff distance between the chip and leadframe. During the molding process, the standoff between the chip and leadframe allows the molding compound to flow freely, preventing voids in the finished package.
Information query
Patent Agency Ranking
0/0