Invention Grant
US08129248B2 Method of producing bipolar transistor structures in a semiconductor process
有权
在半导体工艺中制造双极晶体管结构的方法
- Patent Title: Method of producing bipolar transistor structures in a semiconductor process
- Patent Title (中): 在半导体工艺中制造双极晶体管结构的方法
-
Application No.: US12833573Application Date: 2010-07-09
-
Publication No.: US08129248B2Publication Date: 2012-03-06
- Inventor: Thomas Scharnagl , Berthold Staufer
- Applicant: Thomas Scharnagl , Berthold Staufer
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Agent Jacqueline J. Garner; Wade J. Brady, III; Frederick J. Telecky, Jr.
- Priority: DE102009032854 20090713
- Main IPC: H01L29/70
- IPC: H01L29/70 ; H01L21/328

Abstract:
In the method of producing bipolar transistor structures in a semiconductor process, an advanced epitaxial trisilane process can be used without the risk of poly stringers being formed. A base window is structured in a polycrystalline silicon layer covered with an oxide layer, and a further step is epitaxial growing of a silicon layer in the base window from trisilane. The window structuring is performed in a sequence of anisotropic etch and isotropic ash steps, thereby creating stepped and inwardly sloping window edges. Due to the inwardly sloping side walls of the window, the epitaxially grown silicon layer is formed without inwardly overhanging structures, and the cause of poly stringers forming is thus eliminated.
Public/Granted literature
- US20110165760A1 METHOD OF PRODUCING BIPOLAR TRANSISTOR STRUCTURES IN A SEMICONDUCTOR PROCESS Public/Granted day:2011-07-07
Information query
IPC分类: