Invention Grant
US08134412B2 Synchronization of a data output signal to an input clock 有权
数据输出信号与输入时钟同步

Synchronization of a data output signal to an input clock
Abstract:
A digital apparatus for phase aligning output signals of a silicon device to an applied input clock signal in same device allows synchronization of data transfers between the device and another device such as a controller. It includes a digital or analog oscillator of higher frequencies than the applied clock and in multiples of powers 2n where n=1, 2, 4, etc., with provisions for synchronization and control by the applied input clock. The main oscillator frequency is subdivided to lower frequencies. An internally derived duplicate frequency clock is phase shifted by either 45 or 22.5 degrees. The system measure both a desired coarse delay, and a fine delay to be applied to the path to phase align the output signal to the phase of the applied input clock.
Public/Granted literature
Information query
Patent Agency Ranking
0/0