Invention Grant
US08136071B2 Three dimensional integrated circuits and methods of fabrication 失效
三维集成电路和制造方法

Three dimensional integrated circuits and methods of fabrication
Abstract:
The invention relates to multi-planar logic components in a three-dimensional (3D) integrated circuit (IC) apparatus configuration. A multi-planar integrated circuit connected by through silicon vias is configured to connect microprocessor, FPGA and memory components. The integrated circuit components may be on tiles of layers of the 3D IC.
Public/Granted literature
Information query
Patent Agency Ranking
0/0