Invention Grant
US08147903B2 Circuit pattern forming method, circuit pattern forming device and printed circuit board
有权
电路图案形成方法,电路图案形成装置和印刷电路板
- Patent Title: Circuit pattern forming method, circuit pattern forming device and printed circuit board
- Patent Title (中): 电路图案形成方法,电路图案形成装置和印刷电路板
-
Application No.: US11455865Application Date: 2006-06-20
-
Publication No.: US08147903B2Publication Date: 2012-04-03
- Inventor: Masao Furukawa , Yuji Tsuruoka , Takashi Mori , Nobuhito Yamaguchi , Seiichi Kamiya
- Applicant: Masao Furukawa , Yuji Tsuruoka , Takashi Mori , Nobuhito Yamaguchi , Seiichi Kamiya
- Applicant Address: JP Tokyo
- Assignee: Canon Kabushiki Kaisha
- Current Assignee: Canon Kabushiki Kaisha
- Current Assignee Address: JP Tokyo
- Agency: Fitzpatrick, Cella, Harper & Scinto
- Priority: JP2005-181626 20050622
- Main IPC: G03F7/00
- IPC: G03F7/00

Abstract:
A circuit pattern forming method that can reduce a possibility of undesired short-circuits being produced in the circuit by satellites formed when fabricating a conductive pattern. Thereby, a highly reliable printed circuit board can be formed. A conductive pattern and an insulating pattern of a predetermined thickness are overlappingly drawn by scanning a liquid ejection head and a substrate relative to each other a plurality of times, while ejecting droplets of a conductive pattern forming solution and an insulating pattern forming solution. When forming the conductive pattern and the insulating pattern that adjoin each other on the substrate, the step of forming the insulating pattern of at least one scan is executed between the conductive pattern forming steps that are executed the plurality of times, until the conductive pattern has a predetermined thickness.
Public/Granted literature
- US20060292496A1 Circuit pattern forming method, circuit pattern forming device and printed circuit board Public/Granted day:2006-12-28
Information query