Invention Grant
US08154918B2 Method for page- and block based scrambling in non-volatile memory 有权
在非易失性存储器中基于页和块的加扰的方法

Method for page- and block based scrambling in non-volatile memory
Abstract:
A method and system for programming and reading data with reduced read errors in a memory device. In one approach, date to be written to the memory device is scrambled using a first pseudo random number which is generated based on a page of the memory device to which the data is to be written, to provide first scrambled data, which is scrambled using a second pseudo random number which is generated based on a block of the memory device to which the data is to be written. This avoids bit line-to-bit line and block-to-block redundancies which can result in read errors. The data may also be scrambled using a third pseudo random number that depends on a section within a page. Scrambling may also be based on one or more previous pages which were written.
Public/Granted literature
Information query
Patent Agency Ranking
0/0