Invention Grant
US08163597B2 Semiconductor device and method of forming no-flow underfill material around vertical interconnect structure
有权
围绕垂直互连结构形成无流动底部填充材料的半导体器件和方法
- Patent Title: Semiconductor device and method of forming no-flow underfill material around vertical interconnect structure
- Patent Title (中): 围绕垂直互连结构形成无流动底部填充材料的半导体器件和方法
-
Application No.: US12410312Application Date: 2009-03-24
-
Publication No.: US08163597B2Publication Date: 2012-04-24
- Inventor: Rui Huang , Heap Hoe Kuan , Yaojian Lin , Seng Guan Chow
- Applicant: Rui Huang , Heap Hoe Kuan , Yaojian Lin , Seng Guan Chow
- Applicant Address: SG Singapore
- Assignee: STATS ChipPAC, Ltd.
- Current Assignee: STATS ChipPAC, Ltd.
- Current Assignee Address: SG Singapore
- Agency: Patent Law Group: Atkins & Associates, P.C.
- Agent Robert D. Atkins
- Main IPC: H01L21/44
- IPC: H01L21/44 ; H01L21/48

Abstract:
A semiconductor device is made by forming a conductive layer over a first sacrificial carrier. A solder bump is formed over the conductive layer. A no-flow underfill material is deposited over the first carrier, conductive layer, and solder bump. A semiconductor die or component is compressed into the no-flow underfill material to electrically contact the conductive layer. A surface of the no-flow underfill material and first solder bump is planarized. A first interconnect structure is formed over a first surface of the no-flow underfill material. The first interconnect structure is electrically connected to the solder bump. A second sacrificial carrier is mounted over the first interconnect structure. A second interconnect structure is formed over a second side of the no-flow underfill material. The second interconnect structure is electrically connected to the first solder bump. The semiconductor devices can be stacked and electrically connected through the solder bump.
Public/Granted literature
Information query
IPC分类: