Invention Grant
US08164145B2 Three-dimensional transistor with double channel configuration 有权
具有双通道配置的三维晶体管

Three-dimensional transistor with double channel configuration
Abstract:
A three-dimensional double channel transistor configuration is provided in which a second channel region may be embedded into the body region of the transistor, thereby providing a three-state behavior, which may therefore increase functionality of conventional three-dimensional transistor architectures. The double channel three-dimensional transistors may be used for forming a static RAM cell with a reduced number of transistors, while also providing scalability by taking advantage of the enhanced controllability of FinFETS and nano pipe transistor architectures.
Public/Granted literature
Information query
Patent Agency Ranking
0/0