Invention Grant
- Patent Title: Semiconductor memory apparatus
- Patent Title (中): 半导体存储装置
-
Application No.: US12585495Application Date: 2009-09-16
-
Publication No.: US08164962B2Publication Date: 2012-04-24
- Inventor: Koichi Takeda
- Applicant: Koichi Takeda
- Applicant Address: JP Kawasaki-shi, Kanagawa
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kawasaki-shi, Kanagawa
- Agency: McGinn Intellectual Property Law Group, PLLC
- Priority: JP2008-264008 20081010; JP2009-209072 20090910
- Main IPC: G11C7/00
- IPC: G11C7/00

Abstract:
A semiconductor memory apparatus includes an SRAM circuit having first SRAM cells that store data and second SRAM cells that amplify a potential difference of the data and store the potential difference, a word line driver circuit that outputs a first control signal for selecting one of the first SRAM cells to be read/written the data and a second control signal for selecting one of the second SRAM cells to be read/written the potential difference, a sense amplifier circuit that amplifies a potential difference of a read signal output from a bit line pair of the second SRAM cell selected according to the second control signal, and a write driver circuit that outputs a write signal to the bit line pair of the second SRAM cell selected according to the second control signal, and the write signal has a potential difference between bit lines larger than the read signal.
Public/Granted literature
- US20100091590A1 Semiconductor memory apparatus Public/Granted day:2010-04-15
Information query