Invention Grant
US08170823B1 Jitter estimation in phase-locked loops 有权
锁相环中的抖动估计

Jitter estimation in phase-locked loops
Abstract:
A phase-locked loop is characterized by analyzing phase noise in its output signal while known levels of input phase noise are provided. The resulting data provides intrinsic phase noise and gain of the phase-locked loop. These values provide a general relationship between input phase noise and output phase noise for the phase-locked loop, which allows estimation of output phase noise corresponding to a given level of input phase noise, and allows estimation of input phase noise corresponding to a given level of output phase noise.
Information query
Patent Agency Ranking
0/0