中科微点-全球专利检索

  1. Login
  2. Sign Up
Invention Grant
US08174416B2 Automatic common-mode rejection calibration 有权
自动共模抑制校准

Automatic common-mode rejection calibration
Abstract:
The present invention relates to a circuit and a method for automatic common-mode rejection calibration in a differential conversion system and unbalance compensation for balancing the operation point of a circuit in the signal path and for enhancing the common-mode rejection. The circuit for automatic common-mode rejection calibration in a differential conversion system comprises an analog input stage for an analog input signal (101), an analog-digital-converter (106) for converting an analog signal (107) into its digital representation (108), a digital block (105) arranged to adapt said digital representation (108) of a portion of a DC offset of said analog input signal (101) in accordance with whether said analog input signal (101) is in a predetermined input range of said analog-digital-converter (106), and a digital-analog-converter (103) arranged in a feedback path (102) from said digital block (105) to subtraction means (111) of said analog input stage for converting a digital signal (104) into an analog output signal (109), wherein said analog output signal (109) is subtracted from said analog input signal (101) resulting in said analog signal (107).
Abstract(Chinese):

本发明涉及用于差分转换系统中的自动共模抑制校准的电路和方法以及用于平衡信号路径中的电路的操作点和用于增强共模抑制的不平衡补偿。 在差分转换系统中用于自动共模抑制校准的电路包括用于模拟输入信号（101）的模拟输入级，用于将模拟信号（107）转换成其数字表示（101）的模拟数字转换器（106） 108），布置成根据所述模拟输入信号（101）是否处于预定输入范围来适应所述模拟输入信号（101）的DC偏移的一部分的所述数字表示（108）的数字块（105） ，以及数字模拟转换器（103），其布置在从所述数字模块（105）到所述模拟输入级的减法装置（111）的反馈路径（102）中，用于转换所述模拟数字转换器 数字信号（104）转换为模拟输出信号（109），其中从所述模拟输入信号（101）中减去所述模拟输出信号（109），从而产生所述模拟信号（107）。

Public/Granted literature
Information query
Espacenet
Patent Agency Ranking
0/0