Invention Grant
US08179293B2 Programmable settling for high speed analog to digital converter 有权
可编程稳定的高速模数转换器

Programmable settling for high speed analog to digital converter
Abstract:
In an embodiment, an apparatus and method reduces a calibration settling time in an analog-to-digital converter (ADC). The ADC has a reference voltage supply. The reference voltage supply has an output. A filter capacitor is coupled to the reference voltage supply output. An isolation transistor is series-coupled between the filter capacitor and ground. The isolation transistor isolates the filter capacitor during calibration of the ADC.
Public/Granted literature
Information query
Patent Agency Ranking
0/0