Invention Grant
- Patent Title: Processor power management and method
- Patent Title (中): 处理器电源管理和方法
-
Application No.: US12356624Application Date: 2009-01-21
-
Publication No.: US08195887B2Publication Date: 2012-06-05
- Inventor: William A. Hughes , Kiran K. Bondalapati , Vydhyanathan Kalyanasundharam , Kevin M. Lepak , Benjamin T. Sander
- Applicant: William A. Hughes , Kiran K. Bondalapati , Vydhyanathan Kalyanasundharam , Kevin M. Lepak , Benjamin T. Sander
- Assignee: GlobalFoundries Inc.
- Current Assignee: GlobalFoundries Inc.
- Main IPC: G06F12/08
- IPC: G06F12/08 ; G06F1/32

Abstract:
A data processing device is disclosed that includes multiple processing cores, where each core is associated with a corresponding cache. When a processing core is placed into a first sleep mode, the data processing device initiates a first phase. If any cache probes are received at the processing core during the first phase, the cache probes are serviced. At the end of the first phase, the cache corresponding to the processing core is flushed, and subsequent cache probes are not serviced at the cache. Because it does not service the subsequent cache probes, the processing core can therefore enter another sleep mode, allowing the data processing device to conserve additional power.
Public/Granted literature
- US20100185820A1 PROCESSOR POWER MANAGEMENT AND METHOD Public/Granted day:2010-07-22
Information query