Invention Grant
US08207802B2 Memory cell based array of tuning circuit 有权
基于存储单元的调谐电路阵列

Memory cell based array of tuning circuit
Abstract:
A method applied in a tuning circuit comprising a plurality of turning cells is disclosed. the method comprises: laying out a array of tuning cells in a matrix configuration, the matrix comprising a first dimension and a second dimension; assigning a first index associated with the first dimension and a second index associated with the second dimension to each tuning cell; controlling each tuning cell using a word line and a bit line; and summing up outputs from all tuning cells to form a combined output. The tuning cell provides a first circuit value or a second circuit value according to the logical value of the bit line, and the difference between the first circuit value and the second circuit value is determined such that a turning resolution of the tuning circuit is determined.
Public/Granted literature
Information query
Patent Agency Ranking
0/0