Invention Grant
US08209503B1 Digital locked loop on channel tagged memory requests for memory optimization 有权
数字锁定环通道标记内存请求进行内存优化

Digital locked loop on channel tagged memory requests for memory optimization
Abstract:
A method and system for performing memory optimization is described. In one embodiment, a method includes receiving a plurality of read/write requests, wherein at least a portion of the read/write requests are assigned respective identifiers for associating related requests of the read/write requests. Arrival times of the read/write requests assigned to each of the identifiers is measured and predicted arrival times of future read/write requests assigned to each of the identifiers is determined. A real-time schedule of memory requests is created using the arrival times of the read/write requests and the predicted arrival times. The method includes using the real-time schedule to determine idle periods and performing opportunistic functions in the memory during the idle periods, including performing at least one of garbage collection or translation cache pre-fetch.
Information query
Patent Agency Ranking
0/0