Invention Grant
US08212151B2 Wiring substrate and semiconductor package 有权
接线基板和半导体封装

Wiring substrate and semiconductor package
Abstract:
A wiring substrate includes: an insulating layer; a wiring formed on the insulating layer; and a solder resist layer formed on the insulating layer so as to cover at least a portion of the wiring, the solder resist layer being constituted by a plurality of layers, wherein the plurality of layers contain fillers of different grain diameters, a layer thickness of an innermost layer for constituting the plurality of layers is thicker than a layer thickness of the wiring, and a grain diameter of the filler contained in the innermost layer is smaller than a shortest interval between adjacent lines of the wiring.
Public/Granted literature
Information query
Patent Agency Ranking
0/0