Invention Grant
US08212253B2 Shallow junction formation and high dopant activation rate of MOS devices 有权
浅结点形成和MOS器件的高掺杂剂激活率

Shallow junction formation and high dopant activation rate of MOS devices
Abstract:
A semiconductor structure comprises a gate stack in a semiconductor substrate and a lightly doped source/drain (LDD) region in the semiconductor substrate. The LDD region is adjacent to a region underlying the gate stack. The LDD region comprises carbon and an n-type impurity, and the n-type impurity comprises phosphorus tetramer.
Information query
Patent Agency Ranking
0/0