Invention Grant
- Patent Title: Non-volatile semiconductor memory with page erase
- Patent Title (中): 具有页面擦除功能的非易失性半导体存储器
-
Application No.: US13169231Application Date: 2011-06-27
-
Publication No.: US08213240B2Publication Date: 2012-07-03
- Inventor: Jin-Ki Kim
- Applicant: Jin-Ki Kim
- Applicant Address: CA Ottawa, Ontario
- Assignee: Mosaid Technologies Incorporated
- Current Assignee: Mosaid Technologies Incorporated
- Current Assignee Address: CA Ottawa, Ontario
- Agency: Hamilton, Brook, Smith & Reynolds, P.C.
- Main IPC: G11C16/04
- IPC: G11C16/04

Abstract:
In a nonvolatile memory, less than a full block maybe erased as one or more pages. A select voltage is applied through pass transistors to each of plural selected wordlines and an unselect voltage is applied through pass transistor to each of plural unselected wordlines of a selected block. A substrate voltage is applied to the substrate of the selected block. A common select voltage may be applied to each selected wordline and the common unselect voltage may be applied to each unselected wordline. Select and unselect voltages may be applied to any of the wordlines of a select block. A page erase verify operation may be applied to a block having plural erased pages and plural nonerased pages.
Public/Granted literature
- US20110267896A1 Non-Volatile Semiconductor Memory with Page Erase Public/Granted day:2011-11-03
Information query