Invention Grant
US08222910B2 Method and apparatus for sub-assembly error detection in high voltage analog circuits and pins 有权
用于高压模拟电路和引脚中的子组件错误检测的方法和装置

Method and apparatus for sub-assembly error detection in high voltage analog circuits and pins
Abstract:
The innovation relates to systems and/or methodologies for error detection during sub-assembly in high voltage analog circuits. A signal driver communicates test signals to one or more high voltage analog circuits, and a state machine compares the electrical and/or thermal responses of the high voltage analog circuits to a set of predetermined expected results (e.g., signatures). The signal driver and state machine can be incorporated into the high voltage analog circuits. The expected results can be stored in the target circuits in the form of look-up tables, matrices, and so forth. Errors, such as, dry solders and bridge solders can be determined based on the comparison of the obtained responses to the expected signatures.
Information query
Patent Agency Ranking
0/0