Invention Grant
US08222924B2 Asynchronous FIFO circuit for long-distance on-chip communication 有权
用于长距离片上通信的异步FIFO电路

Asynchronous FIFO circuit for long-distance on-chip communication
Abstract:
The disclosed embodiments provide a first-in, first-out (FIFO) circuit that operates asynchronously. The FIFO circuit includes a data path that contains data latches sequentially connected through data-wire segments. The FIFO circuit also includes a control circuit that generates control signals for the data latches so that the data path behaves like a FIFO. The control circuit includes control components sequentially connected to each other through control-wire segments and repeaters located within the control-wire segments. The control components are configured to asynchronously generate the control signals for the data latches, and the repeaters are configured to repeat asynchronous signals communicated between the asynchronous control components.
Public/Granted literature
Information query
Patent Agency Ranking
0/0