Invention Grant
US08225153B2 Tolerant in-system programming of field programmable gate arrays (FPGAs)
有权
现场可编程门阵列（FPGA）的耐受性在系统编程
- Patent Title: Tolerant in-system programming of field programmable gate arrays (FPGAs)
- Patent Title (中): 现场可编程门阵列（FPGA）的耐受性在系统编程
-
Application No.: US12311877Application Date: 2006-11-21
-
Publication No.: US08225153B2Publication Date: 2012-07-17
- Inventor: Randall G. Redondo , Thomas Michael Richards
- Applicant: Randall G. Redondo , Thomas Michael Richards
- Applicant Address: LU Luxembourg
- Assignee: GVBB Holdings S.A.R.L.
- Current Assignee: GVBB Holdings S.A.R.L.
- Current Assignee Address: LU Luxembourg
- Agency: Arent Fox LLP
- International Application: PCT/US2006/044951 WO 20061121
- International Announcement: WO2008/048297 WO 20080424
- Main IPC: G01R31/28
- IPC: G01R31/28
Abstract:
Fault tolerant programming of a programmable device advantageously occurs via a host controller that first queries the programmable device through a Boundary scan interface to identify the device. Thereafter, host controller selects a program file in accordance with the device identity for subsequent downloading via the Boundary scan interface to program the device. Thereafter, the host controller verifies that successful programming has occurred.
Public/Granted literature
- US20100281318A1 Tolerant in-system programming of field programmable gate arrays (fpgas) Public/Granted day:2010-11-04
Information query
