Invention Grant
US08230309B2 Maximum likelihood detector, error correction circuit and medium storage device 有权
最大似然检测器,纠错电路和介质存储设备

  • Patent Title: Maximum likelihood detector, error correction circuit and medium storage device
  • Patent Title (中): 最大似然检测器,纠错电路和介质存储设备
  • Application No.: US11982126
    Application Date: 2007-11-01
  • Publication No.: US08230309B2
    Publication Date: 2012-07-24
  • Inventor: Toshio Ito
  • Applicant: Toshio Ito
  • Applicant Address: JP Kawasaki
  • Assignee: Fujitsu Limited
  • Current Assignee: Fujitsu Limited
  • Current Assignee Address: JP Kawasaki
  • Agency: Fujitsu Patent Center
  • Priority: JP2006-297442 20061101; JP2007-125221 20070510
  • Main IPC: H03M13/03
  • IPC: H03M13/03 G11C29/00
Maximum likelihood detector, error correction circuit and medium storage device
Abstract:
A maximum likelihood decoder creates a decoding target data string and provides error candidates that are effective for an error correction circuit. The decoder has a detector for creating a decoding target data string, and an error candidate extractor for extracting the bit positions of which likelihood of each bit shows a high probability of error as the error candidates of the decoding target data string based on the likelihood information from the detector. Since only the bit positions of which error probability is high are extracted as error candidates, a correction circuit can extract the error candidates in the sequence of the lower likelihood, and the number of times of sorting in the sequence of likelihood can be decreased.
Information query
Patent Agency Ranking
0/0