Invention Grant
- Patent Title: Data processing system with selectable interrupt control
- Patent Title (中): 具有可选中断控制的数据处理系统
-
Application No.: US12558508Application Date: 2009-09-12
-
Publication No.: US08239600B2Publication Date: 2012-08-07
- Inventor: Akihiro Yamamoto , Yasuhiko Hoshi , Hiroyuki Hamasaki
- Applicant: Akihiro Yamamoto , Yasuhiko Hoshi , Hiroyuki Hamasaki
- Applicant Address: JP Kawasaki-shi
- Assignee: Renesas Electronics Corporation
- Current Assignee: Renesas Electronics Corporation
- Current Assignee Address: JP Kawasaki-shi
- Agency: Miles & Stockbridge P.C.
- Priority: JP2008-257278 20081002
- Main IPC: G06F13/26
- IPC: G06F13/26

Abstract:
The present invention provides a data processing system having excellent immediacy of interrupting process. Different interrupt request signals are supplied from a circuit module which can be commonly used by a plurality of central processing units to a plurality of interrupt controllers assigned to central processing units, respectively. In response to the input interrupt request signal, each of the interrupt controllers notifies the corresponding central processing unit of an interrupt. The circuit module selects an interrupt controller for supplying an interrupt request signal from the plural interrupt controllers. For example, the circuit module identifies a central processing unit which instructed a start request and supplies an interrupt request signal to an interrupt controller corresponding to the central processing unit. The burden of the interrupting process of the single central processing unit can be lessened. In addition, since the interrupting process in the single central processing unit is not necessary, interruption response of another central processing unit is increased.
Public/Granted literature
- US20100088445A1 DATA PROCESSING SYSTEM AND SEMICONDUTOR INTEGRATED CIRCUIT Public/Granted day:2010-04-08
Information query