Invention Grant
US08239673B2 Methods, apparatus and systems with loadable kernel architecture for processors
有权
用于处理器的可加载内核架构的方法,装置和系统
- Patent Title: Methods, apparatus and systems with loadable kernel architecture for processors
- Patent Title (中): 用于处理器的可加载内核架构的方法,装置和系统
-
Application No.: US11100689Application Date: 2005-04-07
-
Publication No.: US08239673B2Publication Date: 2012-08-07
- Inventor: Narendar Shankar , Erdal Paksoy , Steven C. Goss
- Applicant: Narendar Shankar , Erdal Paksoy , Steven C. Goss
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Agent Wade J. Brady, III; Frederick J. Telecky, Jr.
- Main IPC: H04L29/06
- IPC: H04L29/06 ; G06F11/30 ; G06F7/04

Abstract:
A device (200, 2200) for improved security includes a processor (200) and a secure writeable memory (2245) coupled to said processor (200) and including code (2240) to download a loadable security kernel to the processor (200), authenticate the loadable security kernel, and transfer the kernel so that the kernel begins at a predetermined address inside the secure writeable memory (2245) only if the authentication is successful. A process (2400) of manufacturing a target communication device (2310) having a memory space having a secure writable portion (2245) of the memory space, the manufacturing process (2400) using a host machine (2330). The manufacturing process (2400) includes downloading (2540) the loadable security kernel from the host machine (2330) to the memory space at the target (2310). The loadable security kernel has a flashing entry point. The process also includes authenticating (2590) the downloaded loadable security kernel received at the target (2310), moving (2640) the loadable security kernel in the memory space provided the authenticating is successful (2610), wherein after the moving (2640) the loadable security kernel is in the secure writable portion (2245) of the memory space; and jumping (2650) to a predetermined location in the secure writable portion of the memory space, the predetermined location coinciding with the flashing entry point of the security kernel as moved.
Public/Granted literature
- US20050268092A1 Methods, apparatus and systems with loadable kernel architecture for processors Public/Granted day:2005-12-01
Information query