Invention Grant
- Patent Title: Relative positioning of circuit elements in circuit design
- Patent Title (中): 电路元件在电路设计中的相对定位
-
Application No.: US12506131Application Date: 2009-07-20
-
Publication No.: US08239792B2Publication Date: 2012-08-07
- Inventor: Anand Arunachalam
- Applicant: Anand Arunachalam
- Applicant Address: US CA Mountian View
- Assignee: Synopsys, Inc.
- Current Assignee: Synopsys, Inc.
- Current Assignee Address: US CA Mountian View
- Agency: Haynes Beffel & Wolfeld LLP
- Agent Kenta Suzue
- Main IPC: G06F17/50
- IPC: G06F17/50
Abstract:
Methods and apparatuses are disclosed for generating a placed, routed, and optimized circuit design. Other embodiments are a circuit design and circuit created with the technology. The placed, routed, and optimized circuit design obeys relative positioning rules of a set of the circuit elements. Such relative positioning rules were created specifically for these circuit elements.
Public/Granted literature
- US20090313594A1 Relative Positioning of Circuit Elements in Circuit Design Public/Granted day:2009-12-17
Information query
