Invention Grant
US08245017B2 Pipelined microprocessor with normal and fast conditional branch instructions
有权
流水线微处理器，具有正常和快速的条件分支指令
- Patent Title: Pipelined microprocessor with normal and fast conditional branch instructions
- Patent Title (中): 流水线微处理器，具有正常和快速的条件分支指令
-
Application No.: US12481118Application Date: 2009-06-09
-
Publication No.: US08245017B2Publication Date: 2012-08-14
- Inventor: G. Glenn Henry , Terry Parks , Brent Bean
- Applicant: G. Glenn Henry , Terry Parks , Brent Bean
- Applicant Address: TW New Taipei
- Assignee: VIA Technologies, Inc.
- Current Assignee: VIA Technologies, Inc.
- Current Assignee Address: TW New Taipei
- Agent E. Alan Davis; James W. Huffman
- Main IPC: G06F15/00
- IPC: G06F15/00 ; G06F7/38 ; G06F9/00 ; G06F9/44
Abstract:
A microprocessor includes a first branch condition state and a second branch condition state. The microprocessor also includes a conditional branch instruction of a first type that instructs the microprocessor to wait to correctly resolve the conditional branch instruction of the first type based on the first branch condition state until other instructions within the microprocessor that update the first branch condition state and that are older than the conditional branch instruction of the first type have updated the first branch condition state. A conditional branch instruction of a second type instructs the microprocessor to correctly resolve the conditional branch instruction of the second type based on the second branch condition state without regard to whether other instructions within the microprocessor that update the second branch condition state and that are older than the conditional branch instruction of the second type have yet updated the second branch condition state.
Public/Granted literature
- US20100205402A1 PIPELINED MICROPROCESSOR WITH NORMAL AND FAST CONDITIONAL BRANCH INSTRUCTIONS Public/Granted day:2010-08-12
Information query
