A semiconductor memory device includes a memory cell array that includes a plurality of memory cells, an SR timer that determines a cycle of self refresh of the memory cell, a refresh counter that generates an internal address signal of the memory cell which is a target of the self refresh, and a circuit that outputs a pulse active signal to continuously execute refresh operation in one cycle of the self refresh.