Invention Grant
- Patent Title: Operating a switched-capacitor circuit with reduced noise
- Patent Title (中): 操作具有降低噪声的开关电容电路
-
Application No.: US12650041Application Date: 2009-12-30
-
Publication No.: US08258818B2Publication Date: 2012-09-04
- Inventor: Chandrajit Debnath , Vigyan Jain , Adeel Ahmad
- Applicant: Chandrajit Debnath , Vigyan Jain , Adeel Ahmad
- Applicant Address: NL Amsterdam
- Assignee: STMicroelectronics International N.V.
- Current Assignee: STMicroelectronics International N.V.
- Current Assignee Address: NL Amsterdam
- Agency: Wolf, Greenfield & Sacks, P.C.
- Priority: IN1376/DEL/2009 20090703
- Main IPC: G11C27/02
- IPC: G11C27/02 ; H03K5/00 ; H03K17/00

Abstract:
Techniques for operating a switched-capacitor circuit to reduce input and feedback dependence and/or reduce reference modulation. A switched-capacitor circuit can be operated in four phases. In a first phase at a start of a cycle, the capacitor is charged/discharged by a common mode signal to mask any residual charge stored in the capacitor from a previous cycle. In a second phase, the capacitor is charged with an input signal. During a third phase, the capacitor is charged with a wide-bandwidth auxiliary reference signal, and during a fourth phase the capacitor is charged with a reference signal. During the third and fourth phases, the capacitor may be coupled to an integrating circuit to integrate a difference between the input signal and the reference signal.
Public/Granted literature
- US20110001518A1 OPERATING A SWITCHED-CAPACITOR CIRCUIT WITH REDUCED NOISE Public/Granted day:2011-01-06
Information query