Invention Grant
- Patent Title: Timing recovery circuit and method thereof
- Patent Title (中): 定时恢复电路及其方法
-
Application No.: US12346855Application Date: 2008-12-31
-
Publication No.: US08259883B2Publication Date: 2012-09-04
- Inventor: Liang-Wei Huang , Chih-Yung Shih , Shieh-Hsing Kuo
- Applicant: Liang-Wei Huang , Chih-Yung Shih , Shieh-Hsing Kuo
- Applicant Address: TW Hsinchu
- Assignee: Realtek Semiconductor Corp.
- Current Assignee: Realtek Semiconductor Corp.
- Current Assignee Address: TW Hsinchu
- Agency: Thomas, Kayden, Horstemeyer & Risley, LLP
- Priority: TW97100029A 20080102
- Main IPC: H04L7/00
- IPC: H04L7/00

Abstract:
In the implementation of timing recovery in conventional communication systems, significant errors are generated from modulo operations under certain extreme conditions by taking input signals of a slicer as datum points. In order to prevent such errors, the input signal of a modulo processing circuit is taken as the datum point in place of the input signal of a slicer. This technique could also be applied to communication systems adopting the minimum mean-square error algorithm, the zero-forcing algorithm, or other relevant algorithms.
Public/Granted literature
- US20090168934A1 Timing Recovery Circuit and Method Thereof Public/Granted day:2009-07-02
Information query