An embodiment of the invention is related to a memory that includes a memory array having a plurality of memory banks, each of which includes a plurality of rows and a plurality of columns of memory cells. Each memory column includes a switch circuit providing a first voltage and a second voltage to memory cells in the column and to the pre-charge circuit associated with the column. In an application, at one particular point in time (e.g., an accessed cycle), only one column in a memory bank uses the operating voltage Ovoltage while the other N−1 columns in the same memory bank use the retention voltage Rvoltage. Other embodiments are also disclosed.