Invention Grant
US08274306B1 Electronic logic circuit with physically unclonable function characteristics
有权
具有物理不可克隆功能特性的电子逻辑电路
- Patent Title: Electronic logic circuit with physically unclonable function characteristics
- Patent Title (中): 具有物理不可克隆功能特性的电子逻辑电路
-
Application No.: US13066229Application Date: 2011-03-31
-
Publication No.: US08274306B1Publication Date: 2012-09-25
- Inventor: Joseph P. Garcia
- Applicant: Joseph P. Garcia
- Applicant Address: US DC Washington
- Assignee: The United States of America as represented by the Secretary of the Navy
- Current Assignee: The United States of America as represented by the Secretary of the Navy
- Current Assignee Address: US DC Washington
- Agent Gerhard W. Thielman, Esq.
- Main IPC: H03K19/00
- IPC: H03K19/00

Abstract:
A physically unclonable function (PUF) device, with corresponding method, is provided for characterizing an integrated circuit. The PUF device includes a digital clock manager (DCM), a Butterfly circuit incorporated within the integrated circuit, and a shift register. The DCM receives a clock input signal (CLK) and imposes a temporal offset to produce a phase-shift signal (PS). The Butterfly circuit receives a first excite signal as said CLK and a second excite signal as said PS. In response, the Butterfly circuit produces an output that shifts state in response to a non-concurrent change in the CLK and PS. The shift register increments a shift count in response to the output.
Information query