Invention Grant
- Patent Title: Hardware support for thread scheduling on multi-core processors
- Patent Title (中): 硬件支持多核处理器上的线程调度
-
Application No.: US12587597Application Date: 2009-10-09
-
Publication No.: US08276142B2Publication Date: 2012-09-25
- Inventor: Alaa R. Alameldeen , Zeshan A. Chishti
- Applicant: Alaa R. Alameldeen , Zeshan A. Chishti
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Blakely, Sokoloff, Taylor & Zafman LLP
- Main IPC: G06F9/46
- IPC: G06F9/46

Abstract:
A method, device, and system are disclosed. In one embodiment the method includes scheduling a thread to run on first core of a multi-core processor. The determination as to which core the thread is scheduled on uses one or more processes. These processes may include ranking all of the cores specific to a workload of the thread, establishing a current utilization of each core of the multi-core processor, and calculating an inter-core migration cost for the thread.
Public/Granted literature
- US20110088041A1 Hardware support for thread scheduling on multi-core processors Public/Granted day:2011-04-14
Information query